DS05-10193-2E

MEMORY cmos

1 M × 16 BITS HYPER PAGE MODE DYNAMIC RAM

MB81V18165A-60/60L/-70/70L

CMOS 1,048,576 × 16 BITS Hyper Page Mode Dynamic RAM

■ DESCRIPTION

The Fujitsu MB81V18165A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 16-bit increments. The MB81V18165A features a "hyper page" mode of operation whereby high-speed random access of up to $1,024 \times 16$ bits of data within the same row can be selected. The MB81V18165A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81V18165A is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB81V18165A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81V18165A are not critical and all inputs are LVTTL compatible.

■ PRODUCT LINE & FEATURES

	Parame	tor	MB81V18165A							
	raranie	lei	-60	-60L	-70	-70L				
RAS Access	RAS Access Time			max.	70 ns	max.				
Random Cycl	e Time		104 n	s min.	124 ns min.					
Address Acce	ess Access Time			max.	35 ns max.					
CAS Access	Time		15 ns	max.	17 ns	max.				
Hyper Page N	er Page Mode Cycle Time			s min.	30 ns	s min.				
l . D	Operating	Current	648 m\	N max.	612 mW max.					
Low Power Dissipation	Standby	LVTTL Level	3.6 mW max.	3.6 mW max.	3.6 mW max.	3.6 mW max.				
	Current	CMOS Level	1.8 mW max.	0.54 mW max.	1.8 mW max.	0.54 mW max.				

- 1,048,576 words × 16 bits organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- All input and output are LVTTL compatible
- 1,024 refresh cycles every 16.4 ms
- · Self refresh function

- Standard and low power versions
- Early write or OE controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Hyper page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	VIN, VOUT	-0.5 to +4.6	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +4.6	V
Power Dissipation	P _D	1.0	W
Short Circuit Output Current	louт	-50 to +50	mA
Operating Temperature	Торе	0 to +70	°C
Storage Temperature	Тѕтс	-55 to +125	°C


WARNING: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

■ PACKAGE



Package and Ordering Information

- 42-pin plastic (400 mil) SOJ, order as MB81V16165A-xxPJ
- 50-pin plastic (400 mil) TSOP-II with normal bend leads, order as MB81V16165A-xxPFTN and MB81V16165A-xxLPFTN (Low Power)




■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Max.	Unit
Input Capacitance, Ao to Ao	C _{IN1}	5	pF
Input Capacitance, RAS, LCAS, UCAS, WE, OE	C _{IN2}	5	pF
Input/Output Capacitance, DQ1 to DQ16	Сра	7	pF

■ PIN ASSIGNMENTS AND DESCRIPTIONS





Designator	Function
A ₀ to A ₉	$\begin{array}{lll} \mbox{Address inputs} \\ \mbox{row} & : A_0 \mbox{ to } A_9 \\ \mbox{column} & : A_0 \mbox{ to } A_9 \\ \mbox{refresh} & : A_0 \mbox{ to } A_9 \end{array}$
RAS	Row address strobe
<u>LCAS</u>	Lower column address strobe
UCAS	Upper column address strobe
WE	Write enable
ŌĒ	Output enable
DQ1 to DQ16	Data Input/Output
Vcc	+3.3 volt power supply
Vss	Circuit ground
N.C.	No connection

50-Pin TSOP (TOP VIEW)

<Normal Bend: FPT-50P-M06>

Vcc	1 Q 2 3 4 5 6 7 8 9 10 11	1 Pin Index	50 49 48 47 46 45 44 43 42 41 40	Vss DQ16 DQ15 DQ14 DQ13 Vss DQ12 DQ11 DQ10 DQ10 DQ9 DQ.
N.C. N.C. WE RAS N.C. N.C. A0 A1 A2 Vcc Vcc N.C. Vcc N.C. N.C.	16 17 18 19 20 21 22 23		36 35 34 33 32 31 30 29 28 27 26	N.C. CCAS CCAS CCAS CCAS CCAS CCAS CCAS C

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.
Supply Voltage	*1	Vcc	3.0	3.3	3.6	V	
Supply voltage	1	Vss	0	0	0	V	0°C to 170°C
Input High Voltage, all inputs	*1	ViH	2.0	_	Vcc + 0.3	V	0°C to +70°C
Input Low Voltage, all inputs*	*1	VIL	-0.3	_	0.8	V	

^{*:} Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty input bits are required to decode any sixteen of 16,777,216 cell addresses in the memory matrix. Since only ten address bits (A_0 to A_9) are available, the column and row inputs are separately strobed by \overline{LCAS} or \overline{UCAS} and \overline{RAS} as shown in Figure 1. First, ten row address bits are input on pins A_0 -through- A_9 and latched with the row address strobe (\overline{RAS}) then, ten column address bits are input and latched with the column address strobe (\overline{LCAS} or \overline{UCAS}). Both row and column addresses must be stable on or before the falling edges of \overline{RAS} and \overline{LCAS} or \overline{UCAS} , respectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min) + t_T is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways: an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or $\overline{LCAS}/\overline{UCAS}$, whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data of DQ₁ to DQ₈ is strobed by \overline{LCAS} and DQ₉ to DQ₁₆ is strobed by \overline{UCAS} and the setup/hold times are referenced to each \overline{LCAS} and \overline{UCAS} because \overline{WE} goes Low before $\overline{LCAS}/\overline{UCAS}$. In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after $\overline{LCAS}/\overline{UCAS}$; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are LVTTL compatible with a fanout of one TTL load. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

 t_{RAC} : from the falling edge of \overline{RAS} when t_{RCD} (max) is satisfied.

tcac: from the falling edge of LCAS (for DQ1 to DQ8) UCAS (for DQ9 to DQ16) when tRCD is greater than tRCD

(max).

taa : from column address input when trad is greater than trad (max), and trad (max) is satisfied.

toea: from the falling edge of \overline{OE} when \overline{OE} is brought Low after trac, tcac, or taa.

toez: from OE inactive.

toff: from \overline{CAS} inactive while \overline{RAS} inactive. tofr: from \overline{RAS} inactive while \overline{CAS} inactive. twez: from \overline{WE} active while \overline{CAS} inactive.

The data remains valid after either \overline{OE} is inactive, or both \overline{RAS} and \overline{LCAS} (and/or \overline{UCAS}) are inactive, or \overline{CAS} is reactived. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

HYPER PAGE MODE OPERATION

The hyper page mode operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, \overline{RAS} is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (within column address locations), any of $1,024 \times 16$ -bits can be accessed and, when multiple MB81V18165As are used, \overline{CAS} is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when \overline{CAS} is inactive until \overline{CAS} is reactivated.

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note 3

					Value				
Parameter		Notes	Symbol	Conditions	Min.	Tyn	M	ах.	Unit
					IVIII I.	ıyp.	Std power	Low power	
Output high voltage		*1	Vон	lон = −2.0 mA	2.4	_		_	V
Output low voltage		*1	Vol	IoL = +2.0 mA	_	_	0.4	0.4	V
Input leakage current (any input)			lı(L)	$\begin{array}{l} 0 \; V \leq V_{\text{IN}} \leq V_{\text{CC}}; \\ 3.0 \; V \leq V_{\text{CC}} \leq 3.6 \; V; \\ V_{\text{SS}} = 0 \; V; \; \text{All other pins} \\ \text{not under test} = 0 \; V \end{array}$	-10	_	10	10	μА
Output leakage current			I _{DO(L)}	0 V ≤ Vо∪т ≤ Vсс; Data out disabled	-10	_	10	10	
Operating current (Average power *2		MB81V18165A -60/60L		RAS & LCAS, UCAS cycling;			180	180	^
(Average power supply current)	~2	MB81V18165A -70/70L	Icc1	t _{RC} = min		_	170	170	mA
Standby current (Power supply		LVTTL Level	Icc2	RAS = LCAS = UCAS = V _{IH}			1.0	1.0	mA
current)		CMOS Level	1002	$\overline{RAS} = \overline{LCAS} = \overline{UCAS} \ge Vcc -0.2 V$			0.5	150	μΑ
Refresh current #1 (Average power supply current)	*2	MB81V18165A -60/60L	Lance	LCAS = UCAS = V _I H, RAS cycling;			180	180	A
	MB81V18165A -70/70L		Іссз	tro e min			170	170	mA
Hyper page mode	*2	MB81V18165A -60/60L	Icc4	RAS = V _{IL} , LCAS = UCAS cycling;			110	110	mA
current	2	MB81V18165A -70/70L	ICC4	thec = min	_		100	100	,
Refresh current #2 (Average power	*2	MB81V18165A -60/60L	Icc5	RAS cycling; CAS-before-RAS;			170	170	mA
supply current)		MB81V18165A -70/70L	1003	tre = min			160	160	1117
		MB81V18165A -60		RAS cycling; CAS-before-RAS;			2000		
Battery back up current	*0	MB81V18165A -70		trc = 16 μ s tras = min to 300 ns ViH \geq Vcc $-$ 0.2 V, ViL \leq 0.2 V	_		2000	_	μΑ
(Average power supply current)	*2	MB81V18165A Icc6 RAS cycling; CAS-before-RAS;		CAS-before-RAS;					μА
, , ,		MB81V18165A -70L		trc = 128 μ s tras = min to 300 ns ViH \geq Vcc $-$ 0.2 V, ViL \leq 0.2 V		_	_	300	
Refresh current #3	MB81V18165A -60/60L RAS - V ₁₁ CAS - V ₁₁				1000	250	^		
(Average power supply current)		MB81V18165A -70/70L	Icc9	Self refresh;	_		1000	250	μΑ

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

N.c.	Doromatar	Notes	Cumphal	MB81V181	165A-60/60L	MB81V181	65A-70/70L	11:4:4
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
4	Time Deture on Defree h	Standard	4	_	16.4	_	16.4	
1	Time Between Refresh	Low power	t ref	_	128	_	128	ms
2	Random Read/Write Cycle Time	9	t RC	104	_	124	_	ns
3	Read-Modify-Write Cycle Time		t RWC	138	_	162	_	ns
4	Access Time from RAS	*6,9	t RAC	_	60	_	70	ns
5	Access Time from CAS	*7,9	tcac	_	15	_	17	ns
6	Column Address Access Time	*8,9	t AA	_	30	_	35	ns
7	Output Hold Time		t он	3	_	3	_	ns
8	Output Hold Time from CAS		tонс	5	_	5	_	ns
9	Output Buffer Turn On Delay Tin	ne	t on	0	_	0	_	ns
10	Output Buffer Turn Off Delay Time	*10	toff	_	15	_	17	ns
11	Output Buffer Turn Off Delay Time from RAS	*10	tofr	_	15	_	17	ns
12	Output Buffer Turn Off Delay Time from WE	*10	t wez	_	15	_	17	ns
13	Transition Time		t⊤	1	50	1	50	ns
14	RAS Precharge Time		t rp	40	_	50	_	ns
15	RAS Pulse Width		t ras	60	100000	70	100000	ns
16	RAS Hold Time		t RSH	15	_	17	_	ns
17	CAS to RAS Precharge Time	*21	t CRP	5	_	5	_	ns
18	RAS to CAS Delay Time	*11,12,22	t RCD	14	45	14	53	ns
19	CAS Pulse Width		t cas	10	_	13	_	ns
20	CAS Hold Time		t csH	40	_	50	_	ns
21	CAS Precharge Time (Normal)	*19	t CPN	10	_	10	_	ns
22	Row Address Set Up Time		tasr	0	_	0	_	ns
23	Row Address Hold Time		t rah	10	_	10	_	ns
24	Column Address Set Up Time		tasc	0	_	0	_	ns
25	Column Address Hold Time		t CAH	10	_	10	_	ns
26	Column Address Hold Time from	n RAS	t ar	24	_	24	_	ns
27	RAS to Column Address Delay Time	*13	t rad	12	30	12	35	ns
28	Column Address to RAS Lead T	ime	t ral	30	_	35	_	ns
29	Column Address to CAS Lead T	ime	t CAL	23	_	28	_	ns
30	Read Command Set Up Time		trcs	0	_	0	_	ns

(Continued)

No.	Doromotor	lotes	Cymbal	MB81V181	65A-60/60L	MB81V181	65A-70/70L	Unit
NO.	Parameter N	iotes	Symbol	Min.	Max.	Min.	Max.	Unit
31	Read Command Hold Time Referenced to RAS	*14	t rrh	0	_	0	_	ns
32	Read Command Hold Time Referenced to CAS	*14	t rch	0	_	0	_	ns
33	Write Command Set Up Time	*15,20	twcs	0	_	0	_	ns
34	Write Command Hold Time		t wch	10	_	10	_	ns
35	Write Hold Time from RAS		twcr	24	_	24	_	ns
36	WE Pulse Width		t wp	10	_	10	_	ns
37	Write Command to RAS Lead Time		t RWL	15	_	17	_	ns
38	Write Command to CAS Lead Time		tcwL	10	_	13	_	ns
39	DIN Set Up Time		t DS	0	_	0	_	ns
40	DIN Hold Time		tон	10	_	10	_	ns
41	Data Hold Time from RAS		t DHR	24	_	24	_	ns
42	RAS to WE Delay Time	*20	t RWD	77	_	89	_	ns
43	CAS to WE Delay Time	*20	tcwd	32	_	36	_	ns
44	Column Address to WE Delay Time	*20	t awd	47	_	54	_	ns
45	RAS Precharge Time to CAS Active Time (Refresh Cycles)		t RPC	5	_	5	_	ns
46	$\overline{\text{CAS}}$ Set Up Time for $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$	AS	tcsr	0	_	0	_	ns
47	$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh		t chr	10	_	12	_	ns
48	Access Time from OE	*9	t oea	_	15	_	17	ns
49	Output Buffer Turn Off Delay from OE	*10	toez	_	15	_	17	ns
50	OE to RAS Lead Time for Valid Data		t oel	10	_	10	_	ns
51	OE to CAS Lead Time		t coL	5	_	5	_	ns
52	OE Hold Time Referenced to WE	*16	t oeh	5	_	5	_	ns
53	OE to Data In Delay Time		toed	15	_	17	_	ns
54	RAS to Data In Delay Time		t RDD	15	_	17	_	ns
55	CAS to Data In Delay Time		tcdd	15	_	17	_	ns
56	DIN to CAS Delay Time	*17	t dzc	0	_	0	_	ns
57	DIN to OE Delay Time	*17	t dzo	0	_	0	_	ns
58	OE Precharge Time		toep	8	_	8	_	ns
59	OE Hold Time Referenced to CAS		t oech	10	_	10	_	ns
60	WE Precharge Time		t wpz	8	_	8	_	ns

(Continued)

(Continued)

No.	Parameter Notes	Symbol	MB81V181	65A-60/60L	MB81V181	65A-70/70L	Unit
NO.	Farameter Notes	Symbol	Min.	Max.	Min.	Max.	Oilit
61	WE to Data In Delay Time	twed	15	_	17	_	ns
62	Hyper Page Mode RAS Pulse Width	t rasp	_	100000	_	100000	ns
63	Hyper Page Mode Read/Write Cycle Time	t HPC	25	_	30	_	ns
64	Hyper Page Mode Read-Modify-Write Cycle Time	t HPRWC	69	_	79	_	ns
65	Access Time from CAS Precharge *9,18	t CPA	_	35	_	40	ns
66	Hyper Page Mode CAS Precharge Time	t cp	10	_	10	_	ns
67	Hyper Page Mode RAS Hold Time from CAS Precharge	t RHCP	35	_	40	_	ns
68	Hyper Page Mode CAS Precharge to WE Delay Time *20	tcpwd	52	_	59	_	ns


- Notes: *1. Referenced to Vss.
 - *2. Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.

lcc depends on the number of address change as $\overline{RAS} = V_{IL}$, $\overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$ and $V_{IL} > -0.3$ V. lcc1, lcc3, lcc4 and lcc5 are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$.

Icc2 is specified during $\overline{RAS} = V_{IH}$ and $V_{IL} > -0.3 \text{ V}$.

lcc6 is measured on condition that all address signals are fixed steady state.

- *3. An initial pause (RAS = CAS = V_{IH}) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- *4. AC characteristics assume $t_T = 2$ ns.
- *5. Input voltage levels are 0 V and 3.0 V, and input reference levels are V_{IH} (min) and V_{IL} (max) for measuring timing of input signals. Also, the transition time (t₁) is measured between V_{IH} (min) and V_{IL} (max). The output reference levels are V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- *6. Assumes that tRCD ≤ tRCD (max), tRAD ≤ tRAD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig.2 and 3.
- *7. If tRCD ≥ tRCD (max), tRAD ≥ tRAD (max), and tASC ≥ tAA tCAC tT, access time is tCAC.
- *8. If trad \geq trad (max) and tasc \leq taa tcac tt, access time is taa.
- *9. Measured with a load equivalent to one TTL load and 100 pF.
- *10. toff, toff, twez and toez are specified that output buffer change to high impedance state.
- *11. Operation within the tred (max) limit ensures that trac (max) can be met. tred (max) is specified as a reference point only; if tred is greater than the specified tred (max) limit, access time is controlled exclusively by trac or trad.
- *12. t_{RCD} (min) = t_{RAH} (min) + $2t_{T}$ + t_{ASC} (min).
- *13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
- *14. Either trrh or trch must be satisfied for a read cycle.
- *15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- *16. Assumes that twcs < twcs (min).
- *17. Either tozc or tozo must be satisfied.
- *18. tcpa is access time from the selection of a new column address (that is caused by changing both UCAS and LCAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
- *19. Assumes that CAS-before-RAS refresh.
- *20. twcs, tcwb, trwb, tawb and tcpwb are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs ≥ twcs (min), the cycle is an early write cycle and Doutpin will maintain high-impedance state throughout the entire cycle. If tcwb ≥ tcwb (min), trwb ≥ trwb (min), trwb ≥ trwb (min) and tcpwb ≥ tcpwb (min) the cycle is a read-modify-write cycle and data from the selected cell will appear at the Doutpin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Doutpin, and write operation can be executed by satisfying trwb, tcwb, and trab specifications.
- *21. The last CAS rising edge.
- *22. The first CAS falling edge.




■ FUNCTIONAL TRUTH TABLE

		Clock Input					ss Input	lı	Input/Output Data				
Operation Mode	RAS	LCAS	UCAS	WE	ŌĒ	Dow	Column	DQ₁ t	o DQ8	DQ ₉ t	DQ ₁₆	Refresh	Note
	KAS	LCAS	UCAS	VVE	UE	Row	Column	Input	Output	Input	Output		
Standby	Н	Н	Н	Х	Х	_	_	_	High-Z	_	High-Z	_	
Read Cycle	L	L H L	H L L	Н	L	Valid	Valid	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes*	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L H L	H L L	L	x	Valid	Valid	Valid — Valid	High-Z	— Valid Valid	High-Z	Yes*	twcs ≥ twcs (min)
Read-Modify- Write Cycle	L	L H L	H L L	H→L	L→H	Valid	Valid	Valid — Valid	Valid High-Z Valid	— Valid Valid	High-Z Valid Valid	Yes*	
RAS-only Refresh Cycle	L	Н	Н	Х	Х	Valid	_	_	High-Z	_	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	L	х	x	_	_	_	High-Z	_	High-Z	Yes	tcsr ≥ tcsr (min)
Hidden Refresh Cycle	H→L	L H L	H L L	Н→Х	L	_	_	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes	Previous data is kept

X: "H" or "L"

^{*:} It is impossible in Hyper Page Mode.




To implement a read operation, a valid address is latched by the \overline{RAS} and \overline{LCAS} or \overline{UCAS} address strobes and with \overline{WE} set to a High level and \overline{OE} set to a Low level, the output is valid once the memory access time has elapsed. DQ pins are valid when \overline{RAS} and \overline{CAS} are High or until \overline{OE} goes High. The access time is determined by \overline{RAS} (t_{RAC}), $\overline{LCAS}/\overline{UCAS}$ (t_{CAC}), \overline{OE} (t_{CAC}) or column addresses (t_{AA}) under the following conditions:


If $t_{RCD} > t_{RCD}$ (max), access time = t_{CAC} .


If $\underline{\text{trad}} > \text{trad}$ (max), access time = taa.


If \overline{OE} is brought Low after trac, tcac, or taa (whichever occurs later), access time = toea.

However, if either LCAS/UCAS or OE goes High, the output returns to a high-impedance state after toh is satisfied.












The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining \overline{RAS} at a Low level and \overline{WE} at a High level during all successive memory cycles in which the row address is latched. The access time is determined by tcac, taa, tcpa, or toea, whichever one is the latest in occurring.



The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining \overline{RAS} at a Low level and \overline{WE} at a High level during all successive memory cycles in which the row address is latched. The access time is determined by tcac, taa, tcpa, or toea, whichever one is the latest in occurring.



The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining \overline{RAS} at a Low level and \overline{WE} at a High level during all successive memory cycles in which the row address is latched. The address time is determined by tcac, taa, tcpa, or toea, whichever one is the latest in occurring.




During one cycle is achieved, the input/output timing apply the same manner as the former cycle.

"H" or "L" level (excluding Address and DQ) "H" or "L" level, "H" \rightarrow "L" or "L" \rightarrow "H" transition (Address and DQ)


DESCRIPTION


The hyper page mode early write cycle is executed in the same manner as the hyper page mode read cycle except the states of $\overline{\text{WE}}$ and $\overline{\text{OE}}$ are reversed. Data appearing on the DQ₁ to DQ₈ is latched on the falling edge of $\overline{\text{LCAS}}$ and one appearing on the DQ₉ to DQ₁₆ is latched on the falling edge of $\overline{\text{UCAS}}$ and the data is written into the memory. During the hyper page mode early write cycle, including the delayed ($\overline{\text{OE}}$) write and read-modify-write cycles, tcwL must be satisfied.




DESCRIPTION

The hyper page mode delayed write cycle is executed in the same manner as the hyper page mode early write cycle except for the states of $\overline{\text{WE}}$ and $\overline{\text{OE}}$. Input data on the DQ pins are latched on the falling edge of $\overline{\text{WE}}$ and written into memory. In the hyper page mode delayed write cycle, $\overline{\text{OE}}$ must be changed from Low to High before $\overline{\text{WE}}$ goes Low ($t_{\text{OED}} + t_T + t_{\text{DS}}$).









Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 1,024 row addresses every 16.4-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.


RAS-only refresh is performed by keeping RAS Low and LCAS and UCAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.



CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If LCAS or UCAS is held Low for the specified setup time (tcsr) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.



A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of $\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$ and cycling $\overline{\text{RAS}}$. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability.



A special timing sequence using the \overline{CAS} -before- \overline{RAS} refresh counter test cycle provides a convenient method to verify the function of \overline{CAS} -before- \overline{RAS} refresh circuitry. If a \overline{CAS} -before- \overline{RAS} refresh cycle \overline{CAS} makes a transition from High to Low while \overline{RAS} is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A₀ through A₉ are defined by the on-chip refresh counter.

Column Address: Bits A₀ through A₇ are defined by latching levels on A₀-A₇ at the second falling edge of CAS.

The CAS-before-RAS Counter Test procedure is as follows;


- 1) Initialize the internal refresh address counter by using 8 RAS only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 1,024 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 1,024 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 1,024 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81V181	65A-60/60L	MB81V181	Unit	
140.	i arameter	Syllibol	Min.	Max.	Min.	Max.	Ollit
69	Access Time from CAS	t FCAC	_	50	_	55	ns
70	Column Address Hold Time	t FCAH	35	_	35	_	ns
71	CAS to WE Delay Time	trcwd	70	_	77	_	ns
72	CAS Pulse Width	t FCAS	90	_	99	_	ns
73	RAS Hold Time	t FRSH	90	_	99	_	ns

Note: Assumes that \overline{CAS} -before- \overline{RAS} refresh counter test cycle only.





(At recommended operating conditions unless otherwise noted.)

,							
No.	Parameter	Symbol	MB81V18165A-60/60L		MB81V18165A-70/70L		Unit
			Min.	Max.	Min.	Max.	Oiiit
74	RAS Pulse Width	trass	100	_	100	_	μs
75	RAS Precharge Time	t RPS	104	_	124	_	ns
76	CAS Hold Time	t chs	-50	_	-50	_	ns

Note: Assumes Self Refresh cycle only.

"H" or "L" level, "H" \rightarrow "L" or "L" \rightarrow "H" transition (Address and DQ)

DESCRIPTION

The Self Refresh cycle provides a refresh operation without external clock and external Address. Self Refresh control circuit on chip is operated in the Self Refresh cycle and refresh operation can be automatically executed using internal refresh address counter and timing generator.

If $\overline{\text{CAS}}$ goes to "L" before $\overline{\text{RAS}}$ goes to "L" (CBR) and the condition of $\overline{\text{CAS}}$ "L" and $\overline{\text{RAS}}$ "L" is kept for term of $\overline{\text{trans}}$ (more than 100 μ s), the device can enter the Self Refresh cycle. Following that, refresh operation is automatically executed at fixed intervals using internal refresh address counter during " $\overline{\text{RAS}}$ = L" and " $\overline{\text{CAS}}$ = L".


Exit from Self Refresh cycle is performed by toggling RAS and CAS to "H" with specified tons min. In this time, RAS must be kept "H" with specified tons min.

Using self refresh mode, data can be retained without external CAS signal during system is in standby.

Restriction for Self Refresh operation;


For Self Refresh operation, the notice below must be considered.

- 1) In the case that distributed CBR refresh are operated between read/write cycles
 Self Refresh cycles can be executed without special rule if 4,096 cycles of distributed CBR refresh are executed within tree max.
- 2) In the case that burst CBR refresh or distributed/burst RAS-only refresh are operated between read/write cycles 1,024 times of burst CBR refresh or 1,024 times of burst RAS-only refresh must be executed before and after Self Refresh cycles.




* read/write operation can be performed non refresh time within this or time

■ PACKAGE DIMENSIONS



■ PACKAGE DIMENSIONS



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan

Tel: (044) 754-3753 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000

Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan
New Tech Park

Singapore 556741 Tel: (65) 281 0770 Fax: (65) 281 0220 All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

F9704

© FUJITSU LIMITED Printed in Japan